Abstract-In a Viterbi decoder, there are two known memory organization techniques for the storage of survivor sequences from which the decoded information sequence is retrieved, namely register exchange method and traceback method. This paper extends previously known traceback approaches describes two new traceback algorithms, and compares various traceback methods with each other. Memory size, latency and implementational complexity of the survivor sequence management are analyzed for both uniprocessor and multiprocessor realizations of Viterbi decoders. A new one-pointer traceback method is shown to be better than other known traceback methods.
I. INTRODUCTION
HERE are two known methods for the storage of survivor T sequences from which the decoded sequence is retrieved.
The register exchange (RE) method is the simplest conceptually and a commonly used technique [1]- [3] . Because of the large power consumption and large area required in VLSI implementations of the RE method, the traceback (TB) method is the preferred method in the design of large constraint length, high performance Viterbi decoders. Recently, Collins et al. [4] have described the details of a proposed TB implementation in a large multiprocessor Viterbi decoder. A n actual implementation of TB was reported in [5] . In this paper we describe two TB methods which are generalizations of the approaches introduced in [SI and [4] . We also introduce a third alternative implementation of TB, which offers certain advantages over the other two TB approaches. Finally, as the fourth alternative we introduce a hybrid technique that combines the techniques of the previous three. The relative merits of the various approaches to TB are compared and contrasted with the RE method. This paper is organized as follows. In Section I1 we give a general description of a traceback method that relies on backpropagation of pointers through the memory containing the path information. Section 111-A-D describes four alternative implementations of a traceback method, with extensions of two previously known implementations of traceback, as well as with each other and with the register exchange method in Section IV-A. In Section IV we also concern ourselves with some practical details of a traceback decoder, such as trading off the latency against the number of memory modules into which the traceback memory must be subdivided. Finally, Section V summarizes the main results of this paper.
TRACEBACK METHOD
We will omit the details of the register exchange method, which is widely used and is straightforward in concept. Details of the RE method can be found in [7] , while a general introduction to the Viterbi algorithm is available in [8] .
The traceback method stores path information in the form of an array of recursive pointers, and was originally proposed in [3] . Unfortunately, a direct implementation of the traceback method as described in [3] requires further thought, since it treats memory as infinite in size, while any actual implementation contains only finite memory resources (with a limited number of address and data ports). Furthermore, [3] seems to assume that the ACS decisions have been written into the memory before traceback commences; thus the challenge (and opportunity) of various approaches to simultaneously updating and reading the memory has not been addressed.
It is advantageous to think of traceback memory as organized in a two-dimensional structure, with rows and columns. The number of rows is equal to the number of states N = 2". Each column stores the results of N comparisons corresponding to one symbol interval or one stage in a trellis diagram. Since the stream of symbols is, in general, semi-infinite, storage locations are periodically reused. There are three types of operations performed inside a TB decoder [4] .
Traceback Read (TB)-This is one of the two read operations and consists of reading a bit and interpreting this bit in conjunction with the present state number as a pointer that indicates the previous state number (Le., state number of the predecessor). Pointer values from this operation are not output as decoded values, instead they are used to ensure that all paths have converged with some high probability, so that actual decoding may take place. The traceback operation is usually ' 'Of the two versions of the Hybrid traceback algorithm (even and odd), one (even) has been independently discovered by [ 6 ] .
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Decode Read (DC)-This operation proceeds in exactly the same fashion as the traceback operation, but operates on older data, with the state number of the first decode read in a memory bank being determined by the previously completed traceback. Pointer values from this operation are the decoded values and are sent to the bit-order reversing circuit. A decode read can serve as a dual decode and traceback read, this allows us to decode read multiple columns using one traceback read operation of T columns.
Writing New Data (WR)-The decisions made by the ACS are written into locations corresponding to the states. The write pointer advances forward as ACS operations move from one stage to the next in the trellis, and data are written to locations just freed by the decode read operation.
For every set of column write operations (N bits wide), an average of one decode read must be performed. The overhead of T-column traceback read can be spread over one or more column decode read operations, resulting in k read operations ( k > 1); k includes both decode read operations and traceback read operations.
FOUR TRACEBACK ALGORITHMS A. The k-Pointer Even Algorithm
The k-pointer even algorithm is a generalization of the implementation of the traceback algorithm implemented in [5] .
This generalization was also independently discovered by [6]. Fig. 1 illustrates how, for a particular value of k = 3, read and write operations proceed in parallel in the memory, which is divided into banks. The memory is divided into 2k2 memory banks, each of size & columns, as shown in Fig. 1 . Each read pointer is used to perform the traceback operation in k2 -1 memory banks, and the Decode read in one memory bank.
Every T stages, a new traceback front is started from the fixed state such as all zeros (or the state with the best path metric if best state decoding [9] is used), and a new decode front is started at a location determined by the traceback pointer derived in the previous stage.
Since the traceback depth T must be achieved before decoding can be performed, the number of columns in IC2 -1 memory banks must be greater than or equal to T. This permits us to compute the total amount of memory and latency of the k-pointer even algorithm. Each memory bank is & columns long, and there are a total of 2k2 memory banks, for a total of 5 columns. The latency of the k-pointer even algorithm is the time delay between the writing of the particular column and the time that column is subjected to decode read. Depending on the position of the column inside the memory bank, the delay can vary from 3 for the first column in a memory bank, to for the last column in a memory bank. The decoded bits are generated in a reverse order, thus a scheme is required for reversing the ordering of the decoded bits. A simple two-stack (LIFO) structure is sufficient to perform the bit order reversal.2 Each stack must be & in depth. During the decoding of one memory bank, decoded bits are pushed on one stack, while the bits stored on the other stack are popped. Upon completion of the decoding of a given memory bank, stacks switch from pushing to popping and vice versa. In addition to bit order reversal, a two-stack structure equalizes the latencies of all decoded bits. The overall latency of the &Pointer Even algorithm, including the two-stack structure, is 21czT. A two-stack LIFO structure is also required to perform bit order reversal. Latency of the k-pointer odd algorithms (including the twostack structure) is s.. As indicated in Fig. 2 , the decode pointer and the write pointer always point to the same column in the memory, although the decode pointer will be used to read only one memory location, while the write pointer will be used to sequentially update memory locations corresponding to all states in a given trellis stage (i.e., all 2" bits). It is necessary to perform decoding before new data can be written, otherwise the contents of the memory being used to generate the decoded information bit may be overwritten before it is read.
C. The One-Pointer Algorithm
The one-pointer algorithm [lo] , ing k read pointers to perform the required k reads for every column write operation, we chose to use a single read pointer, but accelerate read operations, so that every time the write counter advances by one column, k column reads occur. This acceleration of read operations is made possible by the fact that among the three operations, writing new data, traceback read and decode read, writing new data is by far the most time consuming. This observation is particularly important as 2" bits are written every stage, as opposed to only k bits being read. The one-pointer algorithm (with kl = 3) is illustrated in Fig. 3 . Only kl + 1 memory banks, each & columns long, are required, for a total of e columns. A single read pointer produces the decoded bits in bursts. While reading k l memory banks, no decoded data is available from the first k l -1 memory banks. During the decode read operation in the kith memory bank, decoded bits are generated at a rate of kl per stage. Fortunately, the two-stack structure discussed above can perform both bit order reversal and burst elimination at the same time. The latency of the one-pointer algorithm, including two-stack structure, is F.
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D. The Hybrid Algorithm
A hybrid approach to TB, which combines some features of the k-pointer algorithm (either even or odd) and a onepointer algorithm is also possible where k column reads per stage are performed using k2 read pointers, each advancing at a rate of kl columns per stage (k1, k.2 are integers such that, k = klk2, and as before k 5 T + 1). The general expression for the number of memory banks required, the total memory size and the latency are computed as fol- lows: each memory bank is columns long, and the number of memory banks is k2(kl + 1) for the hybrid of k-pointer even algorithm and one-pointer algorithm (k2(kl + 1) -1) for the hybrid of &Pointer Odd algorithm and onepointer algorithm. The latency is = for odd hybrid as well as for even hybrid. The even hybrid approach with kl = = 2 is illustrated in Fig. 4 . When either k l or kp is set to one, the expressions above agree with the expressions for the one-pointer or k-pointer algorithms, respectively.
A. Comparative Advantages
The even hybrid approach, though conceptually interesting, offers no significant advantages over the one-pointer traceback algorithm. Latency, total memory requirements and the num- 
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Dual-port + mux + wiring DRAM without refresh for majority of applications ber of memory banks for a hybrid approach with IClIc2 = k will be higher than for the one-pointer approach with IC column reads per column write ratio. Furthermore, read pointer controls in the case of hybrid approach will be more complex than in the case of one-pointer approach, since circuitry must keep track of k2 pointers advancing at a rate of k2 column read operations per column write operation. The k-pointer odd algorithm offers no significant advantages over either IC-pointer even or one-pointer algorithms. In the ICpointer odd method, bidirectional column counters are required for both write and read pointers, since the direction of the memory bank accesses alternates, as illustrated in Fig. 2 .
Furthermore, decode read and write operations share the same set of memory locations. It is necessary to "stall" write operations to allow the decode read operation to complete before the information bits in the set get overwritten. Thus, writing cannot proceed at a uniform pace, and the column access time must be divided into 2" + 1 intervals; the design of a counter for this is difficult. The odd hybrid combines the worst features of even hybrid and IC-pointer odd methods and is of no practical significance.
The k-pointer even algorithm is significantly better. The counter design is very simple, with each read counter and the write counter advancing by exactly one column every stage.
The one-pointer algorithm is the best amongst the known TB methods. It requires approximately half as much memory as either of the k-pointer even or odd algorithms. The latency is similarly reduced by a factor of two. In addition, the number of memory modules required is also half as large as that required by the IC-pointer algorithms. The only disadvantage of the one-pointer algorithm is the need to provide separate column counters for the write operations and for the read operations, since the read counter advances by k columns for every one column advance of the write pointer. If IC is selected to be a power of two, say 2', then the read counter can be implemented simply by using the b most significant bits of the write row counter as b least significant bits of the read column counter. Unlike the k-pointer even algorithm, with only a single read operation per pointer per stage, the one-pointer algorithm requires k read operations per pointer per stage. If ACS decisions for a particular stage are computed and written into memory 2" decisions at a time, k should not exceed 2u-x if we are to avoid introducing a higher-speed clock for read pointer control. Since IC is usually a small integer, the limit on k will rarely be exceeded in a practical design. The characteristics of various traceback approaches and the register exchange approach are summarized in Tables I and 11 .
In order to significantly boost the throughput of Viterbi decoders, researchers are increasingly turning to use of multiple processing units. Although full details cannot be given in this short paper, we must note that the advantages of the TB method over the RE method become even more pronounced [ll] when survivor sequence memory is distributed.
Selection of the proper value of IC allows one to trade off latency against the number of memory banks (Le., complexity of controls). In our discussions we have assumed that k is an integer. It is possible to modify any one of the TB methods to work with rational IC, in other words k = : , where m, n are integers. This is of limited value, since memory becomes fragmented into a large number of memory banks and control becomes unnecessarily complex.
v. SUMMARY AND CONCLUSIONS
This paper has presented several new algorithms for traceback memory management in Viterbi decoders. For a highspeed, large constraint length VD the traceback algorithm is advantageous as compared to the register exchange method. The TB method is superior because of the lower bandwidth requirements (lower power dissipation). The TB method is particularly suitable for use in a multiprocessor implementation of the VD with memory distributed among the processors; in a multiprocessor VD the TB method requires significantly less 
